USER'S GUIDE

QUADRASYNC


Model 10015

January 14, 1977

Copyright 1977

By

ABLE COMPUTER TECHNOLOGY, Inc.



QUADRASYNC SPECIFICATIONS

FUNCTION

Provides an interface between the PDP-11 Unibus and four asynchronous EIA Serial Communication Channels. Software compatible with the Digital Equipment Corporation DL-11B.

MECHANICAL

The QUADRASYNC consists of one quad module which can be installed in any Small Peripheral Controller (SPC) slot.

OPERATING MODE

Full duplex or half duplex communication capability the same as furnished with the DEC* Model DL-11B.

DATA FORMAT

Asynchronous, EIA serial. One start bit, 8 data bits and one stop bit. Low order bit first.

BUS LOADING

The QUADRASYNC presents one unit load to the Unibus.

ELECTRICAL INTERFACE

The QUADRASYNC provides a voltage level interface and on-board connectors whose signal levels conform to Electronic Industries Association Standard RS232C and CCITT Recommendations V.24. The leads supported are:

Protective Ground Transmitted Data Received Data Signal Ground Data Terminal Ready Request to Send

Any cable compatible with the DEC DL-11B is compatible with the QUADRASYNC.

POWER REQUIREMENTS

1.950 amps @ + 5V 0.100 amps @ + 15V 0.200 amps @ - 15V

DATA RATES

The QUADRASYNC offers seven independently selectable baud rates for each channel. The transmitter and receiver of each channel operate at the identical baud rate. The baud rates are:


BAUD RATE	SWITCH POSITION
9600 baud	7
4800 baud	6
2400 baud	5
1200 baud	4
600 baud	3
300 baud	2
150 baud	1
19.2 K B	8
NC	9
ИC	10

NOTES:

- 1) Switch position 1 is when the arrow CN switch is pointed directly toward UART.
- 2) Ascending positions are in clockwise direction.
- 3) CH 1 switch is closest to center of board and ascending to CH 4 on left side of board.


PROGRAMMING SPECIFICATIONS

RECEIVER STATUS REGIS	STERS: 77XXX	:0
Receiver Status Re Receiver Status Re Receiver Status Re Receiver Status Re	egister #2 X0 egister #3 X1	1



BIT	DESCRIPTION AND OPERATION
15-12	NOT USED. READ AS ZERO.
11	READ ONLY. SET WHEN UART RECEIVES VALID START BIT. CLEARED BY BIT 7 WHEN SET, AND BY INIT.
10-8	NOT USED. READ AS ZERO.
7	READ ONLY. SET WHEN UART HAS INCOMING DATA ASSEMBLED AND READY FOR TRANSFER. CLEARED BY SETTING BIT 0 (READER ENABLE), ADDRESSING READER BUFFER, OR BY INIT.
6	READ/WRITE. WHEN SET CAUSES AN INTERRUPT REQUEST EACH TIME BIT 7 (RECEIVER DONE IS SET). CLEARED BY PROGRAM OR INIT.
5-1	NOT USED. READ AS ZERO.
0	WRITE ONLY. READ AS ZERO. WHEN SET, CLEARS BIT 7 (RECEIVER DONE).

RECEIVER DATA BUFFER REGISTERS:	77XXX2
	<u></u>
Receiver Data Buffer	#1 X00
Receiver Data Buffer	#2 X01
Receiver Data Buffer	#3 X10
Receiver Data Buffer	#4 X11



BIT

DESCRIPTION AND OPERATION


15-8

NOT USED. READ AS ZERO.

7-0

RECEIVED DATA. READ ONLY. LAST COMPLETE CHARACTER ASSEMBLED BY THE UART. CHARACTERS ARE RIGHT JUSTIFIED WHEN CHARACTERS ARE LESS THAN 8 BITS.

TRANSMITTER STATUS REGISTERS:	77XXX4
Transmitter Status	#1 X00
Transmitter Status	#2 X01
Transmitter Status	#3 X10
Transmitter Status	#4 X11



BIT

DESCRIPTION AND OPERATION

15 - 8

NOT USED. READ AS ZERO.

7

READ ONLY. SET WHEN TRANSMITTER CAN ACCEPT ANOTHER CHARACTER AND BY INIT. CLEARED WHEN A CHARACTER IS

LOADED INTO THE TRANSMITTER BUFFER.

6


READ/WRITE. WHEN SET, WILL CAUSE AN INTERRUPT REQUEST WHENEVER BIT 7 IN THE TRANSMITTER STATUS REGISTER IS SET. CLEARED BY THE PROGRAM AND BY

INIT.

5-0

NOT USED. READ AS ZERO.

TRANSMITTER BUFFER REGISTERS:	77XXX6
Transmitter Buffer	#1 X00
Transmitter Buffer	#2 X01
Transmitter Buffer	#3 X10
Transmitter Buffer	#4 X11



BIT

NOT USED ---

DESCRIPTION AND OPERATION

7-0

WRITE ONLY. CONTAINS THE CHARACTER TO BE TRANSMITTED BY THE UART. WHEN FEWER THAN 8 DATA BITS, THE CHARACTER MUST BE RIGHT JUSTIFIED WHEN LOADED INTO THE TRANSMITTER BUFFER. A BIT SET WILL CAUSE A MARK TO APPEAR ON THE TRANSMITTED DATA LEAD FOR ONE BIT TIME. CLEARED BY INIT.

I				**							S										DR			
	ADI	DRES	;c c	ET E	-ىلىك	TON		W 4	W 2	W 5	W 7	W 6	W 3								TIV		_	N 7
ŀ		16			$\frac{21}{13}$	12	11	$\frac{1}{10}$	9	18	<u> </u>	6	5	4	3	2	1	0			LF			
ŀ				-				10		0			-			2			-	RE	GΙ	21	Li	<u> </u>
	1	1 1	1	1	1	1	1			Į.			х		0		0	0						#1
	1	1	1	1	1	1	1						Х		0	0	1	0			В	_	F	#1
	1	i	1	ł	1	1	1			1			Х		0	1	0	0			C			#1
Ì				1		1	1	_ <u>X</u>	X	X	<u>X</u>	<u>X</u>	Х	0	0	1	1	0		X	В	U	F'	#1
	1	1	1	1	1	1	1	X	Χ	X	X	X	Х	0	1	0	0	0		R	C	S	R	#2
	1	1	1	1	1	1	1	X	X	Х	Х	Х	Х	0	1	0	1	0		R	В	U.	F	#2
	1	1	1	1	1	1	1	X	X	X	Х	Х	Х	0	1	1	0	0		X	С	S	R	#2
1	1	_1_	1	1	1	1	1	X	X	Χ	Х	X	X	0	1	1	1	0		Χ	В	U.	F	#2
	1	1	1	1	1	1	1	X	Х	Х	X	Х	Х		0	0	0	0	72	R	C	S	R	#3
1	1	1	1	1	1	1	1		X		X			1	0	0	1	0		R	В	U :	F	#3
1	1	1	1	1	1	1	1						X		0	1	0	0		X	C	S :	R	#3
1	1	1	1	1	1	1	1	_X	X	X	X	X	X	1	0	1	1	0		X	В	U :	F	#3
4	1	1	1	1	1	1 '	1					1	X		1	0	0	0		R	C	s :	R	#4
1	1	1	1	1	1	1	1					- 1	X		1	0	1	0		R	В	U :	F	#4
	1	1	1	1	1	1	1		•				X		1	1	0	0		X	C	S:	R	#4
L	1	_1_	1;	1	1	1	1	X	X	X	X	X	X	1	1	1	1	0		X	В	U :	F	#4

SW - OPEN = 0SW - CLOSED = 1

77776 ADDRESS RANGE: 7 7 7 7 7 6 7 7 6 6 7 6 7 7 6 5 0 0 DL11-A,-B 7 7 6 1 0 DL11-C,-D,-E

ADDRESS IS NORMALLY SET FOR 776500

VECTOR ADDRESS:

	S	S	S	S						****
	W	W	W	W						
	7	10	9	8		S	TIW	CH	SELE	CTION
Γ.	8	7	6	5	4	3	2	1	0	VECTOR
1	Х	X	X	X	0	0	0	0	0	RCVR #1
	X	X	X	Х	0	0	1	0	0	XMIT #1
	X X	X X	X X	X	0	1	0	0	0	RCVR #2 XMIT #2
***************************************	Х	Х	×	Х	1	0	0	0	0	RCVR #3
	Х	X	X	Х	1	0	1	0	0	XMIT #3
	X X	X X	X X	X X	1	1	0	0	0	RCVR #4 XMIT #4

SW - OPEN = 1SW - CLOSED = 0

VECTOR ADDRESSES ARE NORMALLY SET TO 774 THRU 740

VECTOR RANGE:

7 7 7 thru 0 0 0

CONNECTOR LIST

J1

BERG PIN NO.	SIGNAL	3M PIN NO.
טט	CH #1 SIGNAL GND	1
W	CH #1 SIGNAL GND	2
TT	CH #1 +5 Vdc	3
DD	CH #1 EIA TERM. RDY	15
V	CH #1 EIA REQ TO SEND	23
J	CH #1 EIA REC DATA	33
F	CH #1 EIA XMIT DATA	35

J2

BERG PIN NO.	SIGNAL	3M PIN NO.
UU	CH #2 SIGNAL GND	1
VV	CH #2 SIGNAL GND	2
TT	CH #2 +5 Vdc	3
DD	CH #2 EIA TERM. RDY	15
V	CH #2 EIA REQ TO SEND	23
J	CH #2 EIA REC DATA	33
F	CH #2 EIA XMIT DATA	35
		!

J3

BERG PIN NO.	SIGNAL	3M PIN NO.
UU	CH #3 SIGNAL GND	1
VV	CH #3 SIGNAL GND	2
TT	CH #3 +5 Vdc	3
DD	CH #3 EIA TERM. RDY	15
V	CH #3 EIA REQ TO SEND	23
J	CH #3 EIA REC DATA	33
F	CH #3 EIA XMIT DATA	35

J4


BERG PIN NO.	SIGNAL	3M PIN NO.
UU	CH #4 SIGNAL GND	1
W	CH #4 SIGNAL GND	2
TT	CH #4 +5 Vdc	3
DD	CH #4 EIA TERM. RDY	15
V	CH #4 EIA REQ TO SEND	23
J	CH #4 EIA REC DATA	33
F	CH #4 EIA XMIT DATA	35


INTERRUPT LEVEL SELECTION

INTERRUPT LEVEL	JUMPER FROM								
	PIN 1	PIN 3	PIN 5	PIN 7	PIN 13	PIN 15			
LEVEL 4	16	4	6	8	9	2			
LEVEL 5	2	16	6	8	10	4			
LEVEL 6	2	4	16	8	11	6			
LEVEL 7	2	4	6	16	12	8			

NOTE:

- 1) CONNECTION TO BE MADE BY JUMPER WIRES ADDED OR REMOVED ACCORDING TO THE ABOVE CHART.
- 2) NORMALLY SET FOR LEVEL 4.





2	ALL	CAPACITORS	AFE	IN	MKRO-FAKADS.	
---	-----	------------	-----	----	--------------	--

^{1.} ALL RESISTORS ARE VAW 5 %.


NOTE .: UNLESS OTHERWISE SPECIFIED .

REV	ECO	DESCRIPTION	ORIG.	DATE	APPD
A		TREL		10-28-76	
В	-	SEE E.O.		12-10-76	
(A	SEE E.O.		2-11-77	

Document Control No. 2016

THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.

QUADRASYNC 10015003 (SHT. 1 OF 15




SHT	2	F		SHT
	+5V	A		
		В		
	GND	(
		D	BUS BBSY-L	14
		E		
		F		
		Н		
		J		
1		K		
		L		
		W	BUKINTR-L	14
		N		
		P		
		R		
		5		
14	BUE SACK-L	T		
		U		
		V		


SHT	2	E	1	SHT
	+5V	Α		
		В		
5	GND	(,	Ai2-L	5
5 5 5 5	A15-L	$\Box D$	A17-L	5555
5	A16-L	E	W&AN-F	5
5	BU'S CITL	F	ANZ-L	5
5	A00-L	H	A01-L	<u> </u>
5	BUS CO-L	J	EUS SSYN-L	5
5	AI3-L	K	A14-L	5
		L	All-L	5
		M		
5	ADA-L	N		
5	A07-L	P	1-01A	5 5
		R	J-20A	5
		S		
		T		
5	A04-L	U	ANG-L	5
5	A03-L	٧	J-20A	5

THE	2	D	l	SHT
	√ 5∨	A		
		Ġ		
	GND	(
		D		
		E		
		F		
		H		
		J		
15	BG7-1N	K		
15	B67-00T	L	BUE INIT-L	12
15	Edolo-IN	W		
15	Bob-CUT	N		
15	RGSHN	b		
15	645- CHT	R		
15	B64-IN	5		
15	864-00T	T		
·		U		
		V		

SHT	2	C		SHT
	45.V	A		
		K		
	(-Nt)			
		U		
		E		
		F		
		Н		
		J		
		K		
- 11	り()と-L	L		
1:	レフィート	M		
- 11	D04-F	N		
11	レハシート	P		
11	DOI-F	R		
11	DO0-F	5		
11	レ のミービ	T		
11	DUS-F	IJ		
11	1700-1	٧		



THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.



SHT			J		· · · · · · · · · · · · · · · · · · ·		SHT	
	GND	١	UU	VV	2	GND		1
		3	55	TT	4	+51		1
		5	PP	RR	6			1
		7	MM	NN	8			1
		9	KK	LL	10			1
		11	HH	UU	12			1
		13	EE	FF	14			
		15	CC	00	16	RDY-1	12	DTA
		17	AA	BB	18			
		19	У	Z	20			
		21	W	Х	22			
		23	U	V	۲4	SENDI	12	RAS
		25	S	T	26			
		27	P	R	28			
		29	M	N	30			
		31	K	L	32			
		33	Н	J	34	REC DATA-1	4	RD
		35	Ε	F	36	DATA-1	12	QΤ
		37	C	D	3 8			
	GND	39	A	В	40	GND		


SHT			J	3			SHT
	(:NI)	1	UU	٧V	2	GNU	
		3	\$5	TT	4	+",4	
		5	PP	RR	6		
		7	WW	NN	8		
		9	KK	LL	10		
		11	HH	JJ	12		
		13	EE	FF	14		
		15	CC	DD	16	Rivy-3	12
		17	AA	88	18		
		19	У	7	20		
		21	W	Х	22		
		23	U	V	24	SEND-3	12
		25	S	T	26		
		27	7	R	28		
		29	M	N	30		
		31	K	L	32		
		33	Н	<u></u>	34	RECDATA-3	4
		35	Ε	F	36	LATA 3	ţ ٦ .
		37	C	D	38		
	GND	39	Α	В	40	(JND)	


					-	,	
SHT			J	2			SHT
	GND		UU	VV	2	GND	
		3	55	TT	4	+5 1	
		5	PP	RR	6		
		7	MW	NN	8	,	1
		9	KK	LL	10		
		11	HH	JJ	12		
		13	EE	FF	14		
		15	CC	DD	16	KDA-S	12
		17	AA	BB	18		
		13	Ý	Z	20		
		21	W	Χ	22		
		23	· U	٧	24	END-2	12
		75	S	T	26		
		27	D	R	28		
		79	M	N	30		
		31	K	L	32		
		33	H	J	34	RECDATA-Z	4
		35	E	F	36	DATA-Z	12
		37]	(_	0	38		
	<u>END</u>	39	A	В	40	GNP.	

SHT			J	4			SHT
	GND		UU	VV	2	GND	
		ĵ,	SS	TT	4	+1.4	
		5	PP	RR	6		
		7	MM	NN	8		
		9	KK	LL	10		
		11	HH	JJ	12		
	4	13	EE	FF	14		
		15	CC	DD	16	RDY-4	12
		17	AA	BB	18		
		19	У	Z	20		
		15	W	X	22		
		23	U	٧	24	SEND-4	12
		25	S	T	26		
		21	P	R	28		
		20	M	7	30		
		31	K	L	32		
		33	H	J	34	KE (DATA-4	4
		35	E	F	36	DATA-4	12
		37	(D	38		
	(JNL)	33	A	В	40	CND	


THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTO TO USE, SELL, OR IMANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.

10012005 C







READ / XMITTER STATUS CLOCKS





XMITTER LOAD CLOCKS



DATA READY RESET









DATA ENABLE STROBES


THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.


INTERNE C





THE INFORMATION CONTAINED HEREON IS THE PROPERTY












RECEIVER INTERRUPT ENABLE

THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.

XMITTER INTERRUPT ENABLE

10015003 C SHT. 9 OF 15





RECEIVER INTERRUPT REQUEST


THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSECSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, CR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FIXEM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.


XMITTER INTERRUPT: REQUEST


10015003 C SHT.16 OF 15













THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR PROSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.

10015003 C 5HT. 12 OF 15



THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.



BR/BG LEVEL SELECT

RG4-IN-H	1	16	BGT-H	40
BG4-OUT-H	Ž	i5	BGO-H	
BG5-IN-H	3	14		· ·
BGS-OUFH	4	13	BR-L	
BG6-IN-H	5	12	BR7-L	
866-00T-H	6		BRG-L	200
BG7-IN-H	Ž	IO	BK5-L	DES
BG7-OUT-H	8	9	BR4-L	DF2
				DH2

PATCH

THE INFORMATION CONTAINED HEREON IS THE PROPERTY OF ABLE COMPUTER TECHNOLOGY, INC. TRANSMITTAL, RECEIPT OR POSSESSION OF THE INFORMATION DOES NOT EXPRESS, LICENSE, OR IMPLY ANY RIGHTS TO USE, SELL, OR MANUFACTURE FROM THIS INFORMATION AND NO REPRODUCTION OR PUBLICATION OF IT, IN WHOLE OR IN PART, SHALL BE MADE WITHOUT WRITTEN AUTHORIZATION FROM AN OFFICER OF THE ABOVE FIRM.